

# **Sustainable Additive Manufacturing of Electronics and 3D Heterogeneous Integration for Advanced Packaging**

**Ahmed Busnaina, William Lincoln Smith Professor, Distinguished University Professor  
and Director of the NSF Nanoscale Science and Engineering Center for High-rate  
Nanomanufacturing, Northeastern University, Boston, MA**

[www.nanomanufacturing.us](http://www.nanomanufacturing.us), [www.nano-ops.us](http://www.nano-ops.us)



# What if?

- There is an electronics manufacturing technology that can reduce costs by 10-100%.
- Reduces the carbon footprint by more than one order of magnitude?
- Imagine if such a technology does not use any corrosive or toxic chemicals.


**Such a technology exists.**

**This will be the topic of my presentation.**



**Semiconductor Foundry in a Box**

- **Introduction**
- **Additive Mfg. Using Directed Assembly-based Processes**
- **Applications in Advanced Packaging**
  - **Printing of metal, fan out, and resistors**
  - **Printing of dielectrics and capacitors**
  - **Printing passive, active devices and logic gates**
  - **Sustainable, scalable, and fully automated Fab-in-a-Box**
- **Summary**





# The Challenges Facing the Electronics Industry Today

## Financial and Environmental Cost

Commercial electronics manufacturing is expensive, with plants costing up to **\$20 billions each** and one billion per year to operate, in addition to using massive amounts of power, water and chemicals.




1990s cost ~ \$1B



2025 cost ~ \$20-\$40 B

- A typical fabrication plant uses as much power in a year as 50,000 homes.
- It takes six to eight weeks to make a processor chip (memory chips take longer).



The Economist



# What if we A Sustainable Semiconductor Foundry in a Box

- On-demand chips in a few hours
- No etching, chemical reactions, or vacuum
- Reduces carbon footprint by more than an order of magnitude
- 100 times less cost
- 100 times faster than conventional fabrication
- A 1000 times reduction in materials use
- 1000 times faster than 3D printing
- 25 nm to 1000 microns feature size demonstrated
- eliminating 100s of process steps


Patented new technology (directed assembly-based printing) to print circuits at the nano and microscale funded by NSF and DoD.




**Semiconductor Foundry  
in a Box**

# How does directed assembly-based printing work?



## Inkjet printing



- **Directs a droplet** toward a substrate to form a pattern using many (dots) limiting pattern resolution and fidelity.
- Inherently relies on mechanical accuracy.
- Materials limited to organics and metals



## Directed assembly-based printing








- **Directs each nanoparticle** (down to 3nm in size) toward a substrate to form a nanopattern.
- Prints 1000 times faster & smaller patterns than inkjets
- Prints one circuit layer per minute







# Electrophoretic Directed Assembly– EPx Platform

## Assembled Interconnects






All assembled Nanoparticles are completely fused insitu.

# Interconnects Properties



**Resistance of assembled interconnects is the same as bulk (electroplated interconnects).**


Crystalline Au Pillars



**Directly assembled structures properties are equivalent to electroplating, CVD and PVD fabrication.**

**Directly assembled metallic structures (Cu, Ag, Al, Au, and W, etc.) in addition to semiconductors and dielectrics were demonstrated.**

- TEM shows that NPs completely fuse without any voids at room temperature.
- Nanopillars have **polycrystalline** nature.





*ACS Nano, 8 (5), 2014.*








# Fast Fluidic Assembly Process– FFx Platform



**SiO<sub>2</sub> substrate – 10  $\mu$ m spacing**



**Fast Fluidic Assembly Process**



# What inorganic materials were additively manufactured and utilized?

Material Type	Material	Made nano & micro structures	Sintered at room temp	Sintered at High temp	Devices made & tested
Conductor	silver	yes	yes	yes	passive & active
	copper	yes	yes	yes	passive & active
	gold	yes	yes	yes	passive & active
	platinum	yes	no	yes	passive
	aluminum	yes	yes	no	no
	Tungsten	yes	yes	no	no
Semiconductor	Silicon	yes	yes	yes	passive & active
	ZnO	yes	no	yes	active
	ZnSe	yes	yes	yes	active
	InP	yes	no	yes	no
	GaAs	yes	no	no	no
	GaN	yes	no	no	no
Dielectric	SiO <sub>2</sub>	yes	yes	yes	passive & active
	Alumina	yes	yes	yes	passive & active
	HfO <sub>2</sub>	yes	yes	yes	passive & active
dopants	B <sup>+</sup>	yes	no	yes	passive & active
	P <sup>-</sup>	yes	no	yes	passive & active




# Profile of Metal Lines


- Confocal microscope measurements show an average platinum thickness of 250 nm after annealing using RTP at 800 °C for 2 mins .




The printed Platinum shows uniform and homogeneous surface morphology.




Copper



Gold



Platinum










# Additively Manufactured Silver vs Sputtered Copper

- Fan out Flip chip pattern was made using silver (internal pads < 40 microns)
- The trace's conductivity is equivalent to sputtered copper at the same thickness.

**Silver**




**Copper (sputtered)**




# Additively Manufactured EMIB-Like Structures


- ❑ Intel's Embedded Multi-die Interconnected Bridge (EMIB) is an advanced chip packaging technique connects multiple heterogeneous dies or chiplets within a single package.
- ❑ More compact than a large silicon interposer



Localized Fine Pitch Interconnects used for die-to-die interconnects




Package interconnects outside of the bridge region are unaffected




Bridge Cross-Section showing 4 Metal layers with 2 µm Lines/Spaces/vias.

# Additively Manufactured EMIB-Like Structures

Two micron lines (trace) with 100, 500, and 1000  $\mu\text{m}$  lengths are fabricated with four different spacings: **2, 4, 10, and 20  $\mu\text{m}$** .




1000  $\mu\text{m}$  length  
**2  $\mu\text{m}$  linewidth**  
20  $\mu\text{m}$  spacing  
~0.5  $\mu\text{m}$  thickness








# Additively Manufactured EMIB-Like Structures

- ❑ Printed pitch: 4, 7, 12, and 22  $\mu\text{m}$
- ❑ The width of each line is 2  $\mu\text{m}$
- ❑ Three-different lengths: 100, 500, & 1000  $\mu\text{m}$




500 length-to-width aspect ratio with 4  $\mu\text{m}$  pitch

50 length-to-width aspect ratio





250 length-to-width aspect ratio







# Additively Manufactured Dielectrics

The SEM images below shows  $\text{Al}_2\text{O}_3$  micropatterns prepared by directed fluidic assembly with a dielectric constant that matches that obtained by CVD or ALD ( $\epsilon_d = 7.2$ ).



X-ray Photoelectron Spectroscopy (XPS) characterization of the Dielectric Layer shows agreement in between ALD and printed films in terms of peak intensities and composition ratios.





- Higher temperature densification and better dielectric properties for the film.
- Cross-sectional shows the oxide film thickness variation between 50 °C and 200 °C annealing.





# Additive Manufacturing of Capacitors







# Additively Manufactured Capacitors on Rigid and Flexible Substrates



- Large-scale fabricated capacitors with a dielectric layer onto sapphire or polymer substrates.
- Each substrate has 640 capacitors with different surface areas of side lengths 20, 50, 100, 500, 1000, and 5000  $\mu\text{m}$ .
- Metal: **Silver**
- Dielectrics:  **$\text{Al}_2\text{O}_3$ ,  $\text{SiO}_2$ ,  $\text{HfO}_2$**

Capacitors on a sapphire substrate




Capacitors on silicon

Capacitors on a polymer




# Characterization of Additively Manufactured Capacitors


- For high-frequency applications, the capacitors need to show reliable performance under high frequency.
- The curve shows the capacitance variation versus different frequencies up to 1 MHz.




20x20  $\mu\text{m}$   
 $C = 857 \text{ fF}$






50x50  $\mu\text{m}$   
 $C = 4.3 \text{ pF}$



1000x1000  $\mu\text{m}$   
 $C = 1.6 \text{ nF}$




5000x5000  $\mu\text{m}$   
 $C = 5.68 \text{ nF}$












# Field Effect Transistor (FET) Using II-VI Semiconductors



800 °C annealing



1000 °C annealing




Channel width varied from 100 nm to 2 μm, length varied from 100 nm to 20 μm





Wafer-level manufacturing of 37,000 transistors exhibiting an on/off ratio higher than  $10^6$  after annealing.



# Additively Manufactured Silicon Transistors (MOSFETs)









A fully additive liquid-based process process to manufacture MOSFETs using dopants inks.




# Additively Manufactured Logic Gate Electronics

- Logic gates such as Inverters, AND, NAND, and NOR were printed
- The figures below show the fabricated logic circuits




# Fast Fluidic Assembly Process– FFX Platform ( $\text{In}_2\text{O}_3$ )


NOT








NOR



NAND




AND





# Advanced Packaging for Heterogeneous Integration for chiplet technology for integrating multiple dies in a package or system


Today – Monolithic




Source: Intel

Chiplet Technology

Tomorrow – Modular



Fully automated and cyber enabled system



- **Conventional packaging approaches can not meet the resolution and density requirements.**
- **It can only be done at conventional fabs now.**

- **Submit DXF or GDS files and load ink, wafers, etc.**
- **Additively Manufacture:**
  - **micro and submicron interconnects.**
  - **passive components**
  - **onto silicon, glass or organic substrates (interposers)**

# Sustainable Nanomanufacturing

- The energy requirements for constructing nanoscale transistors on a 1 cm<sup>2</sup> silicon substrate were compared using directed assembly and conventional fabrication methods, and the results show that at least an order of magnitude in **savings in embodied energy cost**.
- The use of the new FFx platform, a fast fluidic assembly process, is estimated to reduce manufacturing costs **by 25 times compared to conventional fabrication**.



Available online at [www.sciencedirect.com](http://www.sciencedirect.com)

**ScienceDirect**

Procedia CIRP 80 (2019) 298–303



[www.elsevier.com/locate/procedia](http://www.elsevier.com/locate/procedia)

26th CIRP Life Cycle Engineering (LCE) Conference

## Cumulative Energy Demand for Printing Nanoscale Electronics

Salman A. Abbasi, Ahmed Busnaina and Jacqueline A. Isaacs\*

*National Science Foundation Nanoscale Science and Engineering Center for High-Rate Nanomanufacturing*

*Department of Mechanical and Industrial Engineering*

*Northeastern University, Boston, Massachusetts 02115, USA*



# The Future of Electronics Manufacturing

Any Material  
Any Substrate


Minimum Feature Size  
20 nm



High throughput  
10 – 100x Faster

Cheaper 10 – 100x


## Fab-in-a-Tool: A Fully Automated Nanoscale Electronics Manufacturing Platform






# Technological Impact

- Adv. Packaging on demand
- Passive and Active components on demand
- Fast prototyping and development cycle
- Security
- Sustainable
- Material innovation



# Acknowledgment

**Raytheon**



**BAE SYSTEMS**



**DRAPER**



**flex**



[CTO@nano-ops.net](mailto:CTO@nano-ops.net)




To learn more: [www.nano-ops.net](http://www.nano-ops.net)





# Additively Manufacturing Single Crystal Semiconductor and Metal

*Interfacial  
convective  
directed  
assembly*





*Advanced  
Materials,  
2020.*

## Room temperature Printing & sintering to make wafer scale single crystal metal (Ag) nanostructures

Single Crystal TEM image of sintered assembled ZnO nanoparticles

*Fast Fluidic  
directed  
assembly*



RTP sintering of II-VI nanoparticles (1000 c for 2 min) on sapphire yields gives a single crystal structure throughout.





# Phosphorous 3D doping profile (TOF-SIMS)

